The University of Glasgow uses cookies for analytics and advertising. Find out more about our Privacy policy.
Necessary cookies enable core functionality. The website cannot function properly without these cookies, and can only be disabled by changing your browser preferences.
Analytical cookies help us improve our website. We use Google Analytics. All data is anonymised.
Hotjar helps us to understand and improve our users’ behaviour by visually representing their clicks, taps and scrolling. All data is anonymised.
Marketing cookies are used to ensure our marketing content is relevant, timely and interest based. They allow our approved partner to measure effectiveness and serve appropriate and personalised marketing messages on other websites based on your activity on glasgow.ac.uk
telephone:
07442131863
email:
Ankit.Dixit@glasgow.ac.uk
4/4, 220 Wallace Street, Glasgow, G58AJ
Santra, T., Dixit, A., Jaisawal, R. K., Rathore, S., Sarkhel, S. and Bagga, N. (2022) Investigation of geometrical impact on a P+ buried negative capacitance SOI FET. Microelectronics Journal, 130, 105617. (doi: 10.1016/j.mejo.2022.105617)
Santra, T., Dixit, A., Jaisawal, R. K., Rathore, S., Sarkhel, S. and Bagga, N. (2022) Investigation of geometrical impact on a P+ buried negative capacitance SOI FET. Microelectronics Journal, 130, 105617. (doi: 10.1016/j.mejo.2022.105617)