The sixth-generation (6G) network that is expected to be commercialised from around 2030 will generate greater diversity and provide technical platforms to solve social, economic and humanitarian issues with higher data rates (×50 compared to 5G), wider bandwidth (20 GHz) and lower latency (sub-milliseconds). Those requirements push semiconductor devices and IC designs to the limits, and it is beyond Moore’s law. For quantum computers, the sub-1 Kelvin working environment makes conventional CMOS technology “freeze out” and the conventional chip measurement approaches unworkable. In addition, a large number of qubits (e.g. 100 or more) needed to make quantum computing meaningful requires novel characterisation methods. All in all, novel on-chip test capabilities and the measurement technologies for complex waveforms with ultrawide bandwidth operating at room or cryogenic temperature are urgently required and are of national importance. The aim of this project is to establish a world-leading multi-physical on-wafer test capability and develop the corresponding measurement techniques for advanced chip-level systems for 6G mobile communications and quantum circuits.
This project is partially funded by the National Physical Laboratory (NPL) and builds upon Glasgow’s recently awarded £2.6M EPSRC Strategic Equipment Grant “TIC6G” (EP/W006448/1) and the previously awarded multi-physical probe station funded by EPSRC’s Early Career Researcher Small Equipment Grant. The candidate student will take full advantage of the aforementioned facilities at Glasgow, along with related facilities and expertise at NPL, to address the challenges that on-chip devices are facing in these applications.
Eligibility: Applicants must have or expect to obtain the equivalent of a 1st or 2.1 degree in Electrical and Electronics Engineering or Applied Physics.
How to Apply: Please refer to the following website for details on how to apply:
First published: 25 October 2021
<< CAE News
next story >>