Jude Haris

Research title: Designing and Generating Efficient FPGA-Based Accelerators for Deep Neural Networks

Publications

List by: Type | Date

Jump to: 2020
Number of items: 1.

2020

Haris, J. and Cano, J. (2020) Hardware Acceleration of Deep Neural Networks on Edge Devices with FPGAs. 16th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (ACACES), Online, 06-17 Jul 2020.

This list was generated on Tue Apr 20 13:42:41 2021 BST.
Number of items: 1.

Conference or Workshop Item

Haris, J. and Cano, J. (2020) Hardware Acceleration of Deep Neural Networks on Edge Devices with FPGAs. 16th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (ACACES), Online, 06-17 Jul 2020.

This list was generated on Tue Apr 20 13:42:41 2021 BST.